

# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/647,605	08/25/2003	S. Brandon Keller	100111260-1	2817	
22879	7590 09/21/2005		EXAMINER		
HEWLETT	HEWLETT PACKARD COMPANY			DIMYAN, MAGID Y	
	2400, 3404 E. HARMO		ART UNIT	PAPER NUMBER	
	ELLECTUAL PROPERTY ADMINISTRATION T COLLINS, CO 80527-2400		2825	· ·	

DATE MAILED: 09/21/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
	10/647,605	KELLER ET AL.	m				
Office Action Summary	Examiner	Art Unit					
	Magid Y. Dimyan	2825					
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the	correspondence add	dress				
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING D.  - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period of Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATIO 36(a). In no event, however, may a reply be ti will apply and will expire SIX (6) MONTHS fror , cause the application to become ABANDON	N). imely filed in the mailing date of this co ED (35 U.S.C. § 133).					
Status							
1) Responsive to communication(s) filed on 25 A	uaust 2003.						
, ,	action is non-final.						
3) Since this application is in condition for allowa		osecution as to the	merits is				
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims							
4)⊠ Claim(s) 1-29 is/are pending in the application							
4a) Of the above claim(s) is/are withdrawn from consideration.							
5) Claim(s) is/are allowed.							
6)⊠ Claim(s) <u>1-29</u> is/are rejected.							
7) Claim(s) is/are objected to.	) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/o	r election requirement.						
Application Papers							
9) The specification is objected to by the Examine	ег.						
10)⊠ The drawing(s) filed on <u>25 August 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.							
Applicant may not request that any objection to the	drawing(s) be held in abeyance. Se	e 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correct		-	• •				
11)☐ The oath or declaration is objected to by the Ex	caminer. Note the attached Offic	e Action or form PT	O-152.				
Priority under 35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:		a)-(d) or (f).					
1. Certified copies of the priority documents have been received.							
2. Certified copies of the priority documents have been received in Application No							
3. Copies of the certified copies of the prio	•	ed in this National	Stage				
application from the International Burea  * See the attached detailed Office action for a list		vod					
See the attached detailed Office action for a list	of the certified copies not receiv	eu.					
Attachment(s)							
1) X Notice of References Cited (PTO-892)	4) 🔲 Interview Summar	y (PTO-413)					
2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail [	Date	150)				
3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 1/20&2/6/04,6/8/05.	5) Notice of Informal 6) Other:	Patent Application (PTC	I-152)				

Application/Control Number: 10/647,605 Page 2

Art Unit: 2825

### **DETAILED ACTION**

This Office Action pertains to U.S. Patent Application No. 10/647,605, filed on 25
 August 2003. Claims 1 – 29 remain pending in this Application.

## Specification

2. The disclosure is objected to because of the following informalities:

The U.S. patent application serial numbers of the copending, co-filed applications are missing in paragraph 0001.

Appropriate correction is required.

# Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- Claims 1 29 are rejected under 35 U.S.C. 102(e) as being anticipated by Pub.
   No. US 2003/0237067 to Mielke et al. (hereinafter, "Mielke").
- 5. Pursuant to claims 1, 16 and 23, Mielke discloses a method (claim 1), a system (claim 16) and a computer program (claim 23) for performing circuit analysis on a circuit

Application/Control Number: 10/647,605 Page 3

Art Unit: 2825

design (see Abstract) comprising: determining instantiation paths for one or more design blocks of the circuit design (see Fig. 6; paragraphs 0065-0068 and 0079-0081); recursively accumulate select information for each of the design blocks (see Fig. 6; paragraphs 0065-0068 and 0079-0081); and applying instantiation characteristics to the accumulated information for each instance of the design blocks based upon instantiation hierarchy of the instance within the circuit design (see Figs. 2, 5, 6 and 7; paragraphs 0065 – 0067 and 0079 – 0082). Thus, Mielke cites all the claimed limitations.

- 6. Regarding claim 10, Mielke teaches a system for performing circuit analysis on a circuit design (see Abstract) comprising: a user interface for selecting one or more design blocks of the circuit design (see Figs. 1 and 2; paragraphs 0027and 0029); an analysis tool operable to determine instantiation paths for the design blocks, accumulate select information for each instance of the design blocks, and applying instantiation characteristics of each instance of the accumulated information (see (5) above); and memory for storing the instantiation paths, the accumulated information, and results based upon the applied characteristics (see Fig. 2; paragraphs 0027 0033). Thus, Mielke discloses all the elements, as claimed.
- 7. As per claims 2, 11, 17 and 24, see Fig. 2, blocks 253 and 256; paragraphs 0035, 0036 and 0056 which cite the claimed elements pertaining to circuit and transistor capacitances.

Application/Control Number: 10/647,605 Page 4

Art Unit: 2825

8. Referring to claims 3, 12, 18 and 25, see Figs. 4A, 4B and 5; paragraphs 0050 – 0055, which teach the limitation of switching frequencies, as claimed.

- 9. As for claims 4, 13, 19 and 26, see Figs. 6 and 7; paragraphs 0075 0081, which recite the claimed step of recursively accumulating selected information for one or more HLSN signal nets within the design blocks (see Fig. 7, block 704).
- 10. Regarding claims 5 and 6, see Figs. 1 and 2; paragraphs 0027 –0029, which show how a user interface is used to select blocks and HLSNs, as claimed.
- 11. Pursuant to claims 7 9, 14 15, 20 22 and 27 29, see Figs. 3, 5, 6 and 7; paragraphs 0014, 0040 0044, and 0066 0067, which collectively teach all the claimed limitations pertaining to reading instantiation hierarchy and instantiation characteristics from the circuit design and generating results based upon the instantiation characteristics.

### Conclusion

12. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

Art Unit: 2825

Pub. No. US 2004/0044972 to Rohrbaugh et al. cites a method and apparatus of carrying out an analysis function on a hierarchical circuit model by inputting the model, specifying at least one circuit block within the hierarchy as a target of the function on the target block, and simplifying the model by deleting blocks not affecting the analysis function to produce a simplified hierarchical circuit model.

Pub. No. US 2004/0078767 to Burks et al. discloses a method for modeling IC designs in a hierarchical design automation system that uses a block abstraction that are necessary to achieve accurate placement, routing, extraction, simulation and verification of the block's ancestors in the hierarchy.

US Patent No. 6,587,99 to Chen teaches a method of modeling delays in an IC design that may be used to reduce the computation time of path delays in an IC design which includes the step of approximating effective capacitance of a small net by the total capacitance, and approximating the interconnect delay of the small net by zero.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Magid Y. Dimyan whose telephone number is (571) 272-1889. The examiner can normally be reached on Monday - Friday 8:00 AM - 5:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew S. Smith can be reached on (571) 272-1907. The fax phone

Page 6

number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

myd

09 September 2005

A. M. Thompson

Examiner Art Unit 2825

Magid Y Dimyan

Primary Examiner Technology Center 2800